U.S. PATENT DOCUMENTS

2003/0201480	A1*	10/2003	Chidambarrao et al.	257/301
2004/0000683	A1*	1/2004	JaiPrakash et al.	257/301
2004/0007728	A1*	1/2004	Chang et al.	257/301
2004/0036100	A1*	2/2004	Divakaruni et al.	257/301
2004/0084708	A1*	5/2004	Seitz et al.	257/302
2004/0164338	A1*	8/2004	Koyama	257/301
2005/0167720	A1*	8/2005	Furuhata et al.	257/301

OTHER PUBLICATIONS

J. Baliga; "Highvoltage Junction-Gate Field Effect Transistor Wth Recessed Gates"; IEEE Transactions on Electron Devices; vol. ED-29; No. 10; Oct. 1982.

J. M. C. Stork et al.; "Small Geometry Depleted Base Bipolar Transistors (BSIT)- VLSI Devices?"; IEEE Transactions on Electron Devices; vol. ED-28; No. 11; Nov. 1981.

Nishizawa et al.; "Analysis of Static Characteristics of A Bipolar Mode Sit (BSIT)"; IEEE Transactions on Electron Devices; vol. ED-29; No. 11; Aug. 1982.

Caruso et al.; "Performance Analysis of A Bipolar Mode Fet (BMFET) With Normally Off Characteristics"; IEEE Transactions on Power Electronics; vol. 3, No. 2; Apr. 1988.

Nishizawa et al.; "Fieldeffect Transistor Versus Analog Transistor (Static Induction Transistor)"; IEEE Transactions on Electron Devices; vol. ED-24; No. 4; Apr. 1975.

* cited by examiner