US009652096B2

(12) **United States Patent**
Martisauskas

(10) **Patent No.: US 9,652,096 B2**
(45) **Date of Patent: May 16, 2017**

(54) **REDUCING THE BORDER AREA OF A DEVICE**

(71) Applicant: **Apple Inc.**, Cupertino, CA (US)

(72) Inventor: **Steven J. Martisauskas**, San Francisco, CA (US)

(73) Assignee: **Apple Inc.**, Cupertino, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/445,849**

(22) Filed: **Jul. 29, 2014**

(65) **Prior Publication Data**

US 2014/0333858 A1 Nov. 13, 2014

Related U.S. Application Data

(63) Continuation of application No. 13/229,120, filed on Sep. 9, 2011, now Pat. No. 8,804,347.

(51) **Int. Cl.**

H05K 1/00	(2006.01)
G06F 3/044	(2006.01)
G06F 1/16	(2006.01)

(52) **U.S. Cl.**

CPC ***G06F 3/044*** (2013.01); ***G06F 1/1643*** (2013.01); ***G06F 1/1652*** (2013.01); *G06F 2203/04102* (2013.01); *G06F 2203/04103* (2013.01); *Y10T 29/49155* (2015.01)

(58) **Field of Classification Search**

USPC 361/749, 748; 174/254

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,066,855	A	1/1978	Zenk
4,085,302	A	4/1978	Zenk et al.
5,235,451	A	8/1993	Bryan
5,483,261	A	1/1996	Yasutake
5,488,204	A	1/1996	Mead et al.
5,825,352	A	10/1998	Bisset et al.
5,835,079	A	11/1998	Shieh
5,880,411	A	3/1999	Gillespie et al.
6,188,391	B1	2/2001	Seely et al.
6,310,610	B1	10/2001	Beaton et al.
6,323,846	B1	11/2001	Westerman et al.
6,690,387	B2	2/2004	Zimmerman et al.
6,956,633	B2	10/2005	Okada et al.
7,015,894	B2	3/2006	Morohoshi

(Continued)

FOREIGN PATENT DOCUMENTS

CN	101145793	3/2008
EP	2187443	5/2010

(Continued)

OTHER PUBLICATIONS

Rappoport, Benjamin M., et al. U.S. Appl. No. 13/036,944, filed Feb. 28, 2011.

(Continued)

Primary Examiner — Andargie M Aychillhum

(74) *Attorney, Agent, or Firm* — Kendall W. Abbasi

(57) **ABSTRACT**

A circuit panel of an electronic device is disclosed. The circuit panel includes a substantially flat surface including an active area of the electronic device; a bent border area contiguous with and extending from the active area of the substantially flat surface; and a plurality of traces coupled to the active area and routed in the bent border area.

19 Claims, 6 Drawing Sheets