US009411188B2

(12) **United States Patent**
Lee et al.

(10) **Patent No.: US 9,411,188 B2**
(45) **Date of Patent: Aug. 9, 2016**

(54) **LIQUID CRYSTAL DISPLAY**

(71) Applicant: **Samsung Display Co., Ltd.**, Yongin, Gyeonggi-Do (KR)

(72) Inventors: **Eung Gyu Lee**, Cheonan-si (KR); **Jin Suek Kim**, Daejeon (KR)

(73) Assignee: **Samsung Display Co., Ltd.** (KR)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/736,124**

(22) Filed: **Jun. 10, 2015**

(65) **Prior Publication Data**

US 2016/0202538 A1 Jul. 14, 2016

(30) **Foreign Application Priority Data**

Jan. 8, 2015 (KR) 10-2015-0002979

(51) **Int. Cl.**

G02F 1/1333	(2006.01)
H01L 27/12	(2006.01)
G02F 1/1368	(2006.01)
G02F 1/1362	(2006.01)
G02F 1/1335	(2006.01)
G02F 1/1339	(2006.01)

(52) **U.S. Cl.**

CPC ***G02F 1/133345*** (2013.01); ***G02F 1/1368*** (2013.01); ***G02F 1/13394*** (2013.01); ***G02F 1/133512*** (2013.01); ***G02F 1/136259*** (2013.01); ***G02F 1/136286*** (2013.01); ***H01L 27/1244*** (2013.01); ***H01L 27/1248*** (2013.01); *G02F 2001/133357* (2013.01)

(58) **Field of Classification Search**

None

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

2002/0159016	A1*	10/2002	Nishida	G02F 1/134363 349/141
2004/0070718	A1*	4/2004	Saigo	G02F 1/136227 349/141
2004/0135501	A1*	7/2004	Nishikawa	H01L 27/3244 313/506
2006/0119756	A1*	6/2006	Shin	G02F 1/13624 349/38
2007/0195250	A1*	8/2007	Onogi	G02F 1/134363 349/141
2014/0118666	A1	5/2014	Lee et al.	

FOREIGN PATENT DOCUMENTS

KR	10-2002-0013307	2/2002
KR	10-2004-0046140	6/2004
KR	10-2010-0010810	2/2010
KR	10-2012-0055983	6/2012
KR	10-2013-0048626	5/2013

* cited by examiner

Primary Examiner — Bilkis Jahan

(74) *Attorney, Agent, or Firm* — Innovation Counsel LLP

(57) **ABSTRACT**

There is provided a liquid crystal display including a first insulation substrate, a gate line and a data line that are positioned to cross each other on the first insulation substrate, a thin film transistor including a gate electrode connected to the gate line, a semiconductor layer positioned to overlap the gate electrode, and source and drain electrodes connected to the semiconductor layer, a pixel electrode connected to the thin film transistor, a second insulation substrate facing the first insulation substrate, a light blocking member disposed on the second insulation substrate, a common electrode disposed on the planarization layer, and a short-circuiting prevention insulating layer disposed on the common electrode in a region corresponding to a repair region.

20 Claims, 4 Drawing Sheets