US009411363B2

(12) **United States Patent**
**Wu et al.**

(10) **Patent No.: US 9,411,363 B2**
(45) **Date of Patent: Aug. 9, 2016**

(54) **SYNCHRONIZATION IN A COMPUTING DEVICE**

(71) Applicant: **Intel Corporation**, Santa Clara, CA (US)

(72) Inventors: **Keqiang Wu**, San Ramon, CA (US); **Jiwei Lu**, Pleasanton, CA (US); **Yong-Fong Lee**, San Jose, CA (US)

(73) Assignee: **Intel Corporation**, Santa Clara, CA (US)

( * ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/565,512**

(22) Filed: **Dec. 10, 2014**

(65) **Prior Publication Data**

US 2016/0170438 A1 Jun. 16, 2016

(51) **Int. Cl.**

| | |
|---|---|
| ***G06F 9/46*** | (2006.01) |
| ***G06F 1/12*** | (2006.01) |
| ***G06F 9/30*** | (2006.01) |

(52) **U.S. Cl.**

CPC ..... ***G06F 1/12*** (2013.01); ***G06F 9/30065*** (2013.01)

(58) **Field of Classification Search**

CPC ..... G06F 1/12
USPC ..... 718/101–108
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,115,715 A * 9/2000 Traversat ..... G06F 9/466 707/703
6,529,921 B1 * 3/2003 Berkowitz ..... G06F 17/30578 707/E17.007
2003/0200212 A1 * 10/2003 Benson ..... G06F 9/466
2005/0223275 A1 * 10/2005 Jardine ..... G06F 9/52 714/11
2006/0026411 A1 2/2006 Yoshida
2007/0061521 A1 3/2007 Kelly et al.
2008/0052498 A1 * 2/2008 Stoodley ..... G06F 9/3851 712/226
2010/0257524 A1 10/2010 Weissman et al.
2014/0245306 A1 * 8/2014 Gathala ..... G06F 21/56 718/100

OTHER PUBLICATIONS

Anderson, Thomas E. "The performance of spin lock alternatives for shared-money multiprocessors." Parallel and Distributed Systems, IEEE Transactions on 1.1 (1990): pp. 6-16.*
Adl-Tabatabai, Ali-Reza, et al. "Compiler and runtime support for efficient software transactional memory." ACM SIGPLAN Notices. vol. 41. No. 6. ACM, 200, pp. 26-37.*
Chen, Jie, and William Watson III. "Multi-threading performance on commodity multi-core processors." In Proceedings of 9th International Conference on High Performance Computing in Asia Pacific Region (HPCAsia. 2007), pp. 1-8.*
(Continued)

*Primary Examiner* — Satish Rampuria
(74) *Attorney, Agent, or Firm* — Grossman, Tucker, Perreault & Pfleger, PLLC

(57) **ABSTRACT**

One embodiment provides an apparatus. The apparatus includes a processor, a chipset, a memory to store a process, and logic. The processor includes one or more core(s) and is to execute the process. The logic is to acquire performance monitoring data in response to a platform processor utilization parameter (PUP) greater than a detection utilization threshold (UT), identify a spin loop based, at least in part, on at least one of a detected hot function and/or a detected hot loop, modify the identified spin loop using binary translation to create a modified process portion, and implement redirection from the identified spin loop to the modified process portion.

**21 Claims, 3 Drawing Sheets**