US006931560B1

(12) **United States Patent**
Porter et al.

(10) **Patent No.: US 6,931,560 B1**
(45) **Date of Patent: Aug. 16, 2005**

(54) **PROGRAMMABLE TRANSMIT SCSI EQUALIZATION**

(75) Inventors: **Edson W. Porter**, Colorado Springs, CO (US); **Brian E. Burdick**, Colorado Springs, CO (US); **Todd A. Randazzo**, Colorado Springs, CO (US); **Kevin J. Bruno**, Colorado Springs, CO (US); **Stephen R. Burnham**, Fort Collins, CO (US); **William K. Petty**, Colorado Springs, CO (US)

(73) Assignee: **LSI Logic Corporation**, Milpitas, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 682 days.

(21) Appl. No.: **09/921,350**

(22) Filed: **Aug. 2, 2001**

(51) **Int. Cl.**[7] **H04L 7/00**

(52) **U.S. Cl.** **713/400**; 713/375; 713/401; 713/500; 713/502; 713/503; 713/600; 327/170; 327/175; 327/473; 719/326; 719/327; 365/202; 365/203; 365/204

(58) **Field of Search** 713/1, 2, 400, 713/401, 500–503, 600, 375; 327/51, 112, 327/203, 309, 530, 540, 170, 175, 473; 365/202–208; 322/17, 25; 719/326, 327

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,797,579 A * 1/1989 Lewis 326/27
5,008,563 A * 4/1991 Kenney et al. 327/176
5,448,311 A * 9/1995 White et al. 348/707
5,689,257 A * 11/1997 Mercer et al. 341/133
5,767,699 A 6/1998 Bosnyak
5,949,253 A 9/1999 Bridgewater
6,069,927 A * 5/2000 Kikuchi 375/357
6,194,949 B1 * 2/2001 Hogeboom 327/391
6,266,383 B1 * 7/2001 Kikuchi 375/358
6,292,014 B1 * 9/2001 Hedberg 326/30
6,294,933 B1 * 9/2001 Chun et al. 326/86
6,310,569 B1 * 10/2001 Chaudhry et al. 341/144
6,362,608 B1 * 3/2002 Ashburn et al. 323/272
6,362,672 B1 * 3/2002 Geist 327/170
6,377,095 B1 * 4/2002 Kuo 327/170
6,380,777 B1 * 4/2002 Degardin et al. 327/170
6,384,682 B2 * 5/2002 Maeda et al. 330/253
6,388,943 B1 * 5/2002 Schell et al. 365/233
6,411,126 B1 * 6/2002 Tinsley et al. 326/83
6,426,656 B1 * 7/2002 Dally et al. 327/51
6,437,599 B1 * 8/2002 Groen 326/63
6,452,428 B1 * 9/2002 Mooney et al. 327/108
6,597,233 B2 * 7/2003 Ray 327/424
6,686,772 B2 * 2/2004 Li et al. 326/83
6,771,126 B2 * 8/2004 Blankenship et al. 330/257

FOREIGN PATENT DOCUMENTS

JP 2000059199 2/2000

* cited by examiner

Primary Examiner—John R. Cottingham
Assistant Examiner—Nitin C. Patel
(74) *Attorney, Agent, or Firm*—Christopher P. Maiorana, P.C.

(57) **ABSTRACT**

An apparatus comprising a first plurality of parallel switches and a second plurality of parallel switches. The first plurality of parallel switches may be configured to control a voltage on a first output pin. The second plurality of parallel switches may be configured to control a voltage on a second output pin. The first and second pluralities of parallel switches may be configured to provide rise time control of a differential waveform and be driven by a phased data signal.

21 Claims, 5 Drawing Sheets