United States Patent [19]

Kimata

[11] **Patent Number: 4,803,709**

[45] **Date of Patent: Feb. 7, 1989**

[54] **ELIMINATION OF KTC NOISE IN A CHARGE COUPLED DEVICE**

[75] Inventor: **Masafumi Kimata,** Itami, Japan

[73] Assignee: **Mitsubishi Denki Kabushiki Kaisha,** Itamik, Japan

[21] Appl. No.: **78,198**

[22] Filed: **Jul. 27, 1987**

[30] **Foreign Application Priority Data**

Aug. 29, 1986 [JP] Japan 61-204498

[51] **Int. Cl.**[4] **G11C 19/28;** H01L 29/78

[52] **U.S. Cl.** **377/58;** 377/60; 377/63; 357/24

[58] **Field of Search** 377/58, 60, 61, 62, 377/63; 357/24; 358/213.15, 213.18, 213.26

[56] **References Cited**

U.S. PATENT DOCUMENTS

3,781,574	12/1973	White et al.	377/58
4,309,624	1/1982	Hynecek et al.	377/58
4,454,435	6/1984	Burns	377/60
4,499,497	2/1985	Levine	358/213.15
4,554,675	11/1985	Miwada	377/63
4,556,851	12/1985	Levine	377/60
4,567,525	1/1986	Endo et al.	358/213.26
4,608,606	8/1986	Levine	358/213.15
4,644,287	2/1987	Levine	377/63
4,661,788	4/1987	Levine	377/60
4,683,580	7/1987	Matsunaga	377/60
4,689,808	8/1987	Moorman et al.	358/213.18
4,698,686	10/1987	Endo et al.	358/213.18
4,716,317	12/1987	Spierings	358/213.26

OTHER PUBLICATIONS

White et al-"Characterization of Surface Channel CCD Image Arrays at Low Light Levels", IEEE Jounral of Solid State Circuits-vol. SC9-No. 1, Feb. 1974-pp. 1-13.

Kosonocky et al., "Design and Performance of Two--Phase Charge-Coupled Devices with Overlapping Polysilicon and Alumium Gates", Technical Digest 1973 International Electron Devices Mtg., pp. 123-125.

RCA Review, vol. 34, Mar. 1973, pp. 164-202, "Two--Phase Charge-Coupled Devices with Overlapping Polysilicon and Aluminum Gates", Kosonocky, et al.

Primary Examiner—John S. Heyman
Assistant Examiner—Tai V. Duong
Attorney, Agent, or Firm—Saidman, Sterne, Kessler & Goldstein

[57] **ABSTRACT**

An output circuit of a charge coupled device comprises a transistor (**4, 5, 6**) having a floating diffusion (**5**) provided to receive a series of signal charges from a charge transfer section. Each signal charge is transferred to the floating diffusion in synchronism with a drive clock applied to the charge transfer section. The transistor has a gate electrode (**4**) connected to receive a reset clock (ϕR') applied at an interval longer than the period of the drive clock.

17 Claims, 5 Drawing Sheets